

PUSH/PULL MULTIPLEXER BIT

Field of the Invention

The present invention relates to a method and/or  
5 architecture for implementing multiplexers generally and, more  
particularly to a method and/or architecture for implementing  
programmable tri-state circuits that may be used as multiplexer  
elements.

Background of the Invention

A number of conventional programmable approaches may be  
used to implement multiplexers. Such conventional approaches  
typically implement a pass gate, an inverter driving the pass gate  
or an enabled inverter.

Referring to FIG. 1, a diagram of a circuit 10  
15 implementing a conventional multiplexer bit with a simple pass gate  
is shown. The circuit 10 comprises a multiplexer bit circuit 12,  
a device 14 and an inverter 16. The circuit 12 is sized for speed  
(i.e., the input loading depends on size of device, as the size  
20 increases the input loading increases). The circuit 12 loads the

0325.00502  
CD01100

input IN when the bit 12 is selected via the signal SEL. The circuit 10 also implements a level restore circuit, since a full HIGH cannot be passed through the n-channel device within the multiplexer bit 12. Level restore circuits are connected to the output of a multiplexer, where a multiplexer is implemented as multiple outputs of the bits 12 connected together. Therefore, a driver (not shown) configured to drive the input signal IN needs to over-power multiple level restore circuits, when implemented in a multiplexer design.

Referring to FIG. 2, a diagram of circuit 30 implementing another conventional multiplexer bit circuit 32 with a pass gate and an inverter is shown. The circuit 30 comprises a multiplexer bit circuit 32, a device 34 and an inverter 36. An inverter 38 within the multiplexer bit 32 isolates the internal nodes of the circuit 30 from the input IN. However, the circuit 32 consumes current independent of the multiplexer bit selection signal SEL due to an output of the inverter 38 switching when the input IN switches. The circuit 30 also implements a level restore circuit, since a full HIGH level cannot be passed through the n-channel device within the multiplexer bit 32. Level restore circuits can

0325.00502  
CD01100

be connected to the output of a multiplexer, where a multiplexer is implemented as a number of the circuits 32 having outputs connected together.

Referring to FIG. 3a, a diagram of a circuit 50 implementing a conventional multiplexer bit with an enabled inverter is shown. While the circuit 50 does not implement a level restore circuit, the circuit 50 has a number of disadvantages. For example, the circuit 50 has a large gate load on the input IN. The gate load is large since the series transistors are sized to have an equivalent drive strength as a single transistor.

Referring to FIG. 3b, a diagram of a circuit 52 implementing another conventional multiplexer bit with an enabled inverter is shown. The circuit 52, when implemented in large multiplexer configurations, has an excess amount of capacitance that appears in parallel with an input of an inverting amplifier stage between the output and the input signal IN caused by the gate overlap capacitance. The circuit 52 does not implement a level restore circuit, but has a number of disadvantages. For example, the output of a multiplexer can switch and couple to the input of an unselected bit, which causes the input to glitch or delay the

input transition time. Also, the input can couple to the output and cause the output to glitch or delay the output transition time.

Conventional approaches have one or more of the following disadvantages: (i) adding loading to input lines; (ii) adding increased loading if other multiplexer bits are already connected to the input lines; (iii) switching currents that are consumed by an unconfigured bit; and (iv) lack of isolation between the output node and the input node.

#### Summary of the Invention

The present invention concerns an apparatus comprising an input section and an output section. The input section may be configured to generate a first control signal and a second control signal in response to an input signal and a select signal. The output section may be configured to generate an output signal in response to the first and second control signals. The output signal may be (i) related to the input signal when in a first mode and (ii) disabled when in a second mode.

The objects, features and advantages of the present invention include providing a method and/or architecture for

0325.00502  
CD01100

implementing a programmable tri-state circuit that may be used for constructing multiplexers that may (i) allow isolation of the output load from the input, (ii) prevent switching when the circuit is not configured (or enabled), (iii) provide rail to rail output levels, (iv) be implemented with only a small loading penalty, (v) connect an input to multiple multiplexer bits to enhance the overall routability of a switching matrix, and/or (vi) implement multiplexers that, when implemented in groups, provide consistent speed (or delay) without suffering performance penalties as the number of selected multiplexer bits connected to an input increases.

#### **Brief Description of the Drawings**

These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:

FIG. 1 is a diagram of a conventional multiplexer bit with a simple pass gate;

FIG. 2 is a diagram of a conventional multiplexer bit with a pass gate and an inverter;

FIGS. 3a and 3b are diagrams of a conventional multiplexer bit and an enabled inverter;

FIG. 4 is a diagram of a preferred embodiment of the present invention;

5 FIG. 5 is a detailed diagram of the circuit of FIG. 4;

FIG. 6 is a diagram of an alternate embodiment of the present invention; and

FIG. 7 is a diagram illustrating a context of the present invention implemented in a programmable interconnect matrix.

10 **Detailed Description of the Preferred Embodiments**

Referring to FIG. 4, a block diagram of a circuit (or system) 100 illustrating a preferred embodiment of the present invention is shown. The circuit 100 may be implemented as a push/pull multiplexer bit that may be implemented in a programmable interconnect matrix (PIM). The circuit 100 may be configured to generate an output that (i) tracks an input when in a first mode and (ii) is disabled when in a second mode.

15 The circuit 100 generally comprises an input block (or circuit) 102 and an output block (or circuit) 104. The circuit 100

0325.00502  
CD01100

may have an input 110 that may receive a signal (e.g., IN), an input 112 that may receive a signal (e.g., SEL), an input 114 that may be connected to a supply voltage (e.g., VPWR), an input 116 that may be connected to a ground voltage (e.g., VGND), and an output 118 that may generate a signal (e.g., OUTb). The supply voltage VPWR may be a VCC supply voltage or other appropriate supply voltage. The input circuit 102 may have an output 120 that may present a control signal (e.g., A) and an output 122 that may present a control signal (e.g., B). The control signals A and B may be described as voltage levels, nodes, or other appropriate type nomenclature. The control signal A may be presented to an input 124 of the output section 104. The control signal B may be presented to an input 126 of the output section 104. The input section 102 may generate the control signals A and B in response to the signal IN, the select signal SEL, a complement of the select signal (e.g., SELb), the supply voltage VPWR and/or the ground voltage VGND. The output circuit 104 may generate the signal OUTb in response to the control signal A, the control signal B, the supply voltage VPWR and/or the ground voltage VGND.

0325.00502  
CD01100

The circuit 100 may allow pass gates (to be discussed in connection with FIG. 5) connected to the input signal IN to be sized to reduce capacitance added to the input line IN. The circuit 100 may also isolate an output load of the signal OUTb from the input IN. The circuit 100 may prevent unnecessary switching when not selected, therefore reducing power consumption, particularly when a number of circuits 100 are connected to a common output. The circuit 100 may also provide an output voltage level that may swing from rail to rail.

Referring to FIG. 5, a more detailed diagram of the circuit 100 is shown. The input section 102 generally comprises a transistor N1, a transistor N2, a transistor N3, a transistor P1, a transistor P2, and a transistor P3. The output section 104 generally comprises a transistor P4 and a transistor N4. The transistors N1, N2, N3 and N4 generally comprise n-channel transistors. The transistors P1, P2, P3 and P4 generally comprise p-channel transistors. However, the particular type and/or polarity of the various transistors may be varied accordingly to meet the design criteria of a particular implementation. The



0325.00502  
CD01100

transistors N1 and P1 may be implemented as a small pass gate to reduce the source/drain loading on the input signal IN.

The output signal OUTb of the output section 104 may be isolated from the input signal IN of the input section 102 independent of multiplexer bit selection (e.g., the signals SEL and SELb) via the signals A and B. When implementing a number of circuits 100 connected to a common output, coupling from non-selected bits of a particular multiplexer 100 may be eliminated. By eliminating such coupling, access time push-outs or unwanted signal glitches (e.g., unwanted transient states, undetermined states, unsettled states, etc.) may be eliminated. Furthermore, the need to implement a level restore circuit is generally eliminated.

The circuit 104 (e.g., the devices P4 and N4) may be implemented as an output section. The output section 104 may be configured to (i) drive the output signal OUTb HIGH or LOW or (ii) tri-state the output signal OUTb. To drive the signal OUTb HIGH, the signal A may transition LOW, which may turn on the device P4. The signal B may also transition LOW, which may keep the device N4 off. To drive the signal OUTb LOW, the signal A may transition

0325.00502  
CD01100

HIGH, which may turn off the device P4. The signal B may transition HIGH to turn on the device N4. When the circuit 100 is active, the signals A and B generally remain in the same state. In particular, the signals A and B may be HIGH or LOW to pull the  
5 output OUTb LOW or HIGH, respectively.

The two nodes A and B may be separated to disable the circuit 104 to tri-state the output OUTb. To tri-state the output OUTb, the signal A may be HIGH and the signal B may be LOW. The section 102 may be configured to control (or generate) the signals  
10 A and B.

When the circuit 100 is selected or enabled (e.g., the select signal SEL is HIGH and the select signal SELb is LOW) the signal IN may be passed to the signals A and B. The circuit 100 may be configured to track the input signal IN. When the circuit  
15 100 is deselected or disabled (e.g., the signal SEL is LOW and the signal SELb is HIGH) the signal IN is not generally passed through to the nodes A and B. When the select signal SEL is LOW, a gate of the device N1 may be LOW and the device N1 may be turned off. Additionally, when the signal SELb is HIGH, a gate of the device P1  
20 may be HIGH and the device P1 may be turned off. When the device

0325.00502  
CD01100

N1 is off and the device P1 is off, the input signal IN is disabled (e.g., the signal IN does not pass through). The transistors N1 and P1 may be configured as pass gates (e.g., to either pass (enabled or selected) or not pass (disabled or deselected) the signal IN).

The transistors N2, P2, P3 and N3 may control the nodes A and B. The devices N2 and P3 may connect the nodes A and B together such that when the circuit 100 is selected, the signals A and B may be the same level, either a solid HIGH or a solid LOW. A solid HIGH may be a voltage level at the supply voltage VPWR (or other supply voltage). A solid LOW may be a voltage level at the ground voltage VGND (or other ground voltage). When the circuit 100 is selected, the devices N1 and P1 are generally on. When the signal IN is LOW, a LOW may be passed to both the nodes A and B. The n-channel device N1 may pass a solid LOW to the node A. However, the p-channel P1 may pass less than a solid LOW (e.g., a voltage threshold above the ground level VGND) to the node B. The device N2 may also be on to pass a solid LOW level from the node A to the node B.

0325.00502  
CD01100

Similarly, when the signal IN is HIGH, the device P1 may pass a solid HIGH to the node B. The device N1 may pass less than a solid HIGH voltage (e.g., a threshold voltage below the VPWR level) to the node A. However, the device P3 may be connected  
5 between the nodes A and B to pass a solid HIGH to the node A. The devices N1, P1, N2 and P3 may be configured to pass the input IN to the nodes A and B to help ensure that the nodes A and B are at the same level as the input signal IN (e.g., a LOW or a HIGH) when the circuit 100 is selected.

10 When the circuit 100 is selected (e.g., the signal SEL being HIGH), the devices N1 and N2 may turn on. The device P2 may then be turned off and not affect the node A. When the circuit 100 is selected, the signal SELb may also be a LOW, which may turn on the device P1 and the device P3. The device N3 may turn off and  
15 not affect the node B.

When the circuit 100 is deselected, the devices N1, P1, N2 and P3 may be turned off and the devices P2 and N3 may be turned on (e.g., the signal SEL may be LOW). Such a configuration may pass the voltage level VPWR (or other supply voltage) to pull node  
20 A to a HIGH, which may turn off the device P4. The signal SELb may

0325.00502  
CD01100

be at a HIGH, therefore the device N3 may turn on and pull the node B to ground to turn off the device N4. The circuit 102 may be configured to tri-state the output OUTb when the circuit 100 is deselected.

5           The input section 102 of the circuit 100 may either (i) pass the input IN to the nodes A and B by turning on the devices N1, P1, N2 or P3 and turning off the devices P2 and N3 when in a first mode (e.g., selected), or (ii) not pass the input IN to the nodes A and B by (a) turning off the devices N1, P1, N2, and P3 and  
10 turning on the devices P2 and N3 to force the node A to a HIGH and the node B to a LOW and (b) turning off the devices P4 and N4 when in a second mode (e.g., deselected). The circuit 100 may effectively track the input signal IN to the output OUTb when in the first mode and tri-state the output OUTb when in the second  
15 mode.

A number of multiplexer bits (e.g., the circuit 100) may have outputs connected to a common net to form a multiplexer. In such a configuration, a single bit in the multiplexer may be selected (or electrically configured on) at a particular time.

0325.00502  
CD01100

Therefore, only a single input signal IN of a particular selected bit may be propagated to the output of the multiplexer.

Referring to FIG. 6, a block diagram of an alternate embodiment of the circuit 100 is shown. The transistor P1' is shown connected between the signals IN, SELb and node A. The transistor N1' is shown connected between the signals IN, SEL and node B. Other configurations of the circuit 102' may be implemented to meet the design criteria of a particular implementation.

Referring to FIG. 7, an example implementation of the present invention is shown. The circuit 200 generally comprises a number of programmable interconnect matrices 202a-202n. Each of the programmable interconnect matrices 202a-202n may comprise a first stage 204 and a second stage 206. The multiple bits of the PIMs 202a-202n may be connected to a same input (e.g., the input 110a, 110a', etc.). Input load capacitance of the inputs IN0-INn may depend on the number of active multiplexer bits (e.g., circuits 100) in the PIMs 202a-202n. Generally, the propagation delay through the PIMs 202a-202n may depend on the number of active paths selected in PIMs 202a-202n. However, the present invention

0325.00502  
CD01100

may isolate the loading from the PIMs 202a-202n onto the inputs IN0-INn to eliminate delay dependency on the number of active paths within the PIMs 202a-202n. In one example, the circuit 200 may be implemented using a 0.18 $\mu$ m process. However, other technologies  
5 may be implemented to meet the design criteria of a particular implementation.

The circuit 100 may be implemented to construct multiplexers, since the circuit 100 may allow an input that may already be heavily loaded to incur a small loading penalty when  
10 connecting to multiple multiplexer bits. Connecting an input to multiple multiplexer bits may enhance the overall routability of a switching matrix. The circuit 100 may allow speed critical multiplexers to be implemented without suffering a performance penalty due to having other multiplexer bits connected to one or  
15 more of input lines.

The various signals of the present invention are generally "on" (e.g., a digital HIGH, or 1) or "off" (e.g., a digital LOW, or 0). However, the particular polarities of the on (e.g., asserted) and off (e.g., de-asserted) states of the signals  
20 may be adjusted (e.g., reversed) accordingly to meet the design

0325.00502  
CD01100

criteria of a particular implementation. For example, inverters may be added at the output or within the circuit 100 (or 100') to change a particular polarity of the signals.

5 While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

0325.00502 CD01100